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ABSTRACT
The purpose of this thesis is to develop an analytical breakdown model
for LDD (Lightly Doped Drain) MOS transistors operating in the
breakdown region. The model is based on the previously published models,
Le. the model for the source-drain breakdown in conventional short-channel
transistors and the lateral channel electric field model in LDD structures. It
predicts the current-voltage characteristics up into the breakdown region,
as well as the breakdown voltage.
The theory is verified by comparing the calculated against the measured
I-V characteristics for an-channel LDD MOS transistor fabricated in 1.25
J.lm CMOS technology. Good agreement is found between theory and
experiment. In the worst case, Le for the gate bias eqaual to 4 V, the
deviation of the calculated value of the drain current from the measured
value is 13 percent and occurs in the saturation region. The breakdown
voltages agree within 0.4 V.
The model is implemented in a computer program written in Quick Basic
and run on ffiM compatible Personal Computers.
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CHAPTER 1
1. --Introduction
1.1 Historical Review
In long channel MOS transistors, Le. transistors with channel lengths on the
order of 10 J.lm and greater, the I-V characteristic in the breakdown region is
typical of a p-n junction avalanche breakdown. As the channel length
decreases, the I-V characteristic of a n-channel transistor exhibits a negative
resistance or a snap-back phenomenon (Fig. 1.1). When snap-back occurs,
the sustaining voltage is lower than the voltage needed to initiate the
breakdown. Another phenomenon, characteristic of short-channel
transistors, is the dependance of breakdown voltage on the channel length
Le. breakdown voltage decreases with decreasing channel length.
ID (rnA)
10.00
1.000
/div
.aa00 '-------'-_--'------''-----'-_--'--_'-----'-_--'--_'-----1
.0000 12.00
VOS 1.200/div (V)
Fig. 1.1 Source-drain breakdown characteristics of a short channel
n-MOS transistor: (a) L eff = 1 J.l m, (b) L eff = 1.25 Jl m
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low gate voltages (small channel current) the first condition is the governing
factor. I-V characteristics for this case are shown in Fig. 2.4.
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Fig. 2.4. Measured I-V characteristics of a n-MOS LDD transistor;
L e//=1.0jLm,R B =6000, V G=2 V
For source-drain voltages below VDS ~ 5 V, which is the normal operating
range for MOS transistors, the substrate current is negligible. As VDS is
increased above 5 V, the hole current starts to flow raising the substrate
potential next to the source and increasing the source current (similar to an
external back-gate bias V SB)' The total drain current, as a sum of the source
and the substrate currents, also increases. When the forward bias voltage
VF reaches about 0.65 V, the source-substrate junction becomes turned on
injecting electrons to the substrate which generate more holes by impact
ionization. The hole current further increases VF voltage which results in
even higher electron injection. This positive feedback takes place when the
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value of the multiplication factor M is already higher than the one expressed
by (2.14)1 , so when the feedback is initiated, the source-drain voltage snaps
back to the value that corresponds to M expressed by (2.14). The drain
current increases rapidly due to the feedback effect, even though the drain
voltage ramai"ns constant or even decreases.
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Fig. 2.5. I DT - VD characteristics with variable back-gate bias; V G = 2 V
By applying an external back-gate bias V5B one can change the breakdown
voltage (snap-back voltage) or even eliminate the snap-back as seen in Fig.
2.5. A positive V5B (i.e., the source potential is higher than the substrate
potential) reverse-biases the source-substrate junction, such that the
1. The condition (2.14) was met at a lowe!" V DS (lowe!" M) than the the b!"eakdown voltage, but the
b!"eakdown did not occu!" because the sou!"ce-subst!"ate junction had not yet been tu!"ned on, I.e.
VF < 0.65 V.
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condition VF ~ 0.65 V will not occur until large enough current flows
through the substrate which requires higher V DS (higher M). In effect, the
breakdown voltage is increased. Conversly, when VB is negative but higher
than - 0.65 V, the source junction is forward biased (but not yet turned on),
so a lower substrate current (lower M) is sufficient to turn it on. Thus, both
breakdown conditions are met at lower source-drain voltage and the drain
current abruptly increases without the snap-back behavior.
For transistors with lightly doped substrates (large R B) and/or high gate
voltages (larger channel current) the second condition determines the
breakdown. I-V characteristics for this case are shown in Fig. 2.6. LDD
transistors usually have a high substrate doping concentration to avoid
source-to-drain punch-through. Th us, a similar effect to the large R B can be
accomplished by connecting a large external resistance to the substrate
terminal.
Fig. 2.6(a) shows I DT - VDS and I B - V DS characteristics of the LDD
MOS transistor with a 22 HJ external resistor connected to the substrate.
Because the total s}lbstrate resistance (R B + R ext) is now much larger, a
much lower substrate current (lower 11DS) is sufficient to turn on the
source-substrate junction. However, there is no appreciable electron
injection from the source. 2 This can be explained as follows. In the presence
of the large external resistance the substrate current is limited to about 0.65
V / R ext and the excessive holes are injected to the source instead of flowing
to the substrate terminal. These holes are traveling a very short distance
:!. A small jump In the total drain current (;:::;: 0.5 rnA) at V DS = 6 VIs caused by the self-back-gate bIasIng
voltage IB(RB + R ..,j.
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CHAPTER 5
5. Conclusions and Recommendations
5.1 Comparison Between Model and Experiments
Figure 5.1 shows predicted by the model I-V characteristics as compared
with the measured ones for V GS = 2 V. There is a good agreement between
these curves. The biggest deviation of the calculated drain current from the
measured one is found at the breakdown voltage and is equal to 13%. In the
saturation region the deviation is less than 7%.
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Fig. 5.1. Calculated and measured drain and substrate currents
for V GS= 2 V, VSB = 0
The drain and substrate currents for V GS = 4 V are shown in Figures 5.2 and
5.3 respectively. The maximum deviation of the calculated drain current
from the measured is found in the saturation region and is about 13%. The
explanation for this is that the saturation region length Lsat predicted by
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the model is too high, causing the calculated channel current to be also
higher than the measured one Ceq. 3.9). There is a very good agreement
between the measured and calculated substrate currents.
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Fig. 5.2. Calculated and measured drain currents for VGS= 4 V
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Fig. 5.3. Calculated and measured substrate currents for V GS= 4 V
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Figure 5.4 shows calculated and measured drain currents for the gate bias
V GS= 2 V and the substrate biases V SB = - 0.5 V and VSB = 0.5 V. There is a
very good agreement between the curves except for the source-drain
/
)
voltages close to breakdown.
a) VSB = -o.5V
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Fig. 5.4. Calculated and measured drain currents for V GS= 2 V
and V SB = - 0.5 Vand VSB = 0.5 V.
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5.2 Recommendations
In this thesis only one type of LDD MOS transistor was investigated to
verify the breakdown model, Le. the n-channel device with 1.0 pm electrical
channel length. Further study should be pursued to determine the validity
of the model for MOS transistors with different channel lengths, substrate
doping concentrations (substrate resistance), and the dimensions and doping
concentrations of the LDD region (lateral electric field near the drain).
36
APPENDIX A
Quick Basic Program
'============--================================================================
'This program calculates lOT vs VDS characteristic of a LDD MOS
'transistor including the breakdown region.
'ZBIGNIEW KOZLOWSKI, LEHIGH UNIVERSITY. APRIL 10, 1992.
'=============================================================================
DECLARE FUNCTION PHIS! (IB!)
DECLARE FUNCTION FSC! (X!)
DECLARE SUB FindIDlin (X!)
DECLARE FUNCTION FofID! (X!)
DECLARE SUB CalcPars ()
DECLARE SUB GetVF ()
DECLARE SUB GetIDT3 ()
DECLARE SUB FindIE (X!, I%)
DECLARE FUNCTION FofIE! (X!)
DECLARE SUB GetMfactor ()
DECLARE FUNCTION GofYd! (YdP!)
DECLARE FUNCTION EofY! (Y!, LsatP!)
DECLARE FUNCTION SINH! (X!)
DECLARE FUNCTION COSH! (X!)
DECLARE SUB GetVEYd (YdP!, Lsatp!, VYd!, EYd!)
DECLARE FUNCTION FofLsat! (LsatP!)
DECLARE FUNCTION VofY! (Y!, LsatP!)
DECLARE SUB FindLsat (X!, I%)
DECLARE SUB FindYd (X!, I%)
DECLARE SUB GetLsat ()
DECLARE SUB FindVDsat (X!, I%)
DECLARE FUNCTION IDsat1! (X!)
DECLARE FUNCTION IDsat2! (X!)
DECLARE FUNCTION FofVDsat! (X!)
DECLARE SUB GetEsat ()
DECLARE SUB writePars ()
DIM SHARED VDS, VD, VGS, VG, VBS, VB, VDSstep
DIM SHARED LO, W, TOX, UO, NA, ND, NDD, Xj, Xjd, LN, F, NN, VFB
DIM SHARED ECRITL, ECRITN, UD, VDsat, Esat, IDsat, Emax, Lsat, Yd
DIM SHARED COX, LAMBDA, ·ALPHA, PHIF, PHISO, BETAO, THETAS, VTH, RHO
DIM SHARED IDT, IB, ICH, IH, IE, 10, M, ke, ALPHAO, RB, RS, VF
DIM SHARED DVconvg, DLconvg, Dlconvg
DIM SHARED ITERmax%, ITERmaxTot%, ITERtot%
CLS
INPUT "Enter VDSstep"i VDSstep
INPUT "Enter VGS"i VGS
INPUT "Enter VBS"i VBS
INPUT "Enter LO in microns"i LO
'step of the drain-source voltage
'gate-source voltage
'bulk pot. referenced to the source
'fundamental constants:
'eO =permittivity in ~cuum (F/cm)
'qe =electron charge (C)
'me =electron rest mass (kg)
'kb =Boltzmann constant (J/C)
'eox =permittivity of Si02 (F/cm)
'esi =permittivity of si (F/cm)
'vt =thermal voltage (kT/qe) @300K
'ni =intrinsic carrier concentration in si (cmA -3) @300K
'vsat =saturation velocity in si (cm/s) @300K
'Ai,Bi =ionization parameters
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CONST eO = 8.854188E-14, qe = 1.602189E-19, me = 9.109534E-31
CONST kb 1.380662E-23, eox = eO * 3.9, esi = eO * 11.9, vt = .025852
CONST ni 1.45131E+10, vsat = 1.035E+07
CONST Ai = 2000000!, Bi = 1750000!
, [OHM]
, [OHM]
, [V]
'Transistor parameters
LO = LO * .0001
W = .003
TOX = 2.15E-06
UO = 560!
NA= 5.1E+16
ND = 3E+17
NDD = 1E+21
Xj = .000025
Xjd = .000044
LN = .000013
F = .7
NN = .5
VFB = -.96
ECRITL = 30000!
ECRITN = 800000!
UD 1000!
IO 1E-15
ke .75
ALPHAO = .9
RB = 600
RS = 10
VDSstop = 12
and operating conditions:
'[em] effective channel length (HDD to HDD)
'[em] channel width
'[em] gate oxide thickness
'[cmA 2/Vsec] low field mobility
'[cmA -3] substrate doping density
'[cmA -3] LDD doping density
'[cmA -3] HDD doping density
'[em] LDD junction depth
'[em] HDD junction depth
'[em] LDD region length
, charge-sharing factor
saturation level parameter
'[V] flatband voltage
'[V/cm] critical field (parallel)
'[V/cm] critical field (normal)
'[cmA 2/Vsec] mobility of LDD region
'[A] reverse sat. current of the source junction
, fraction of collected electrons that go
through the drain (high field) region
common base current gain
substrate spreading resistance
source, drain series resistance
max sweep voltage
, [V]
, [em]
, [A]
'max
'max
'simulation parameters:
DVconvg = .000001
DLconvg = 1E-10
DIconvg = 1E-08
ITERmax% = 100
ITERmaxTot% = 20
small voltage for convergance
small length for convergance
small current for convergance
# of iterations for VDsat,Lsat,Yd,IE
total iterations for Lsat & Yd
VG = VGS
VB = VBS
CALL CalcPars
CALL GetEsat
'Calculate additional parameters
'Calculate VDsat,Esat,IDsat
VRS = RS * IDsat 'Voltage drop across the source/drain res.
VDsatReal = VDsat + 2 * VRS '''Real world" source-drain voltage
PRINT "VDsat [V] ="; VDsat
PRINT "VDsatReal [V] ="; VDsatReal
PRINT "IDsat [mAl ="; IDsat * 1000!
PRINT "Esat [MV/cm] ="; Esat * .000001
VDsaturation = VDsatReal
Esaturation = Esat * .000001
IDsaturation = IDsat * 1000!
PRINT "VDS IDT IB"
OPEN "C:\IVDATA\IDTx.DAT" FOR OUTPUT AS #1
FOR VDS 0 TO VDSstop STEP VDSstep
M = 1
IF VDS < VDsatReal THEN
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CALL FindIDlin(IDT)
ELSE
VD = VDS - 2 * VRS
VG = VGS - VRS
VB = VBS - VRS
CALL GetLsat
CALL GetMfactor
CALL GetVF
IF VF < .005 THEN
IDT = M * ICH
ELSE
CALL GetIDT3
END IF
END IF
'Calculate IDT in the linear region (1)
'VD "internal" source-drain voltage
'VG "internal" source-gate voltage
'Calculate Lsat
'Calculate Emax, M
'Calculate forward bias
'Calculate IDT in the saturation
'region (2); M - 1
'Calculate IDT in the saturation-breakdown
'region (3); M > 1
PRINT #1, USING "##.##"; VDS; SPC(3);
PRINT #1, USING "##.###"; IDT * 1000!; SPC(3);
PRINT #1, USING "#.###"; IB * 1000!
PRINT USING "##.##"i VDSi SPC(3);
PRINT USING "##.###"; IDT * 1000!; SPC(3);
PRINT USING "#.###"; IB * 1000!
IF VF >= .65 AND M >= 1.15 THEN EXIT FOR
NEXT VDS
CLOSE #1
CALL writePars
LPRINT ""
LPRINT " CALCULATION RESULTS:"
LPRINT '''I
LPRINT " VDsat [V] ". VDsaturation,
LPRINT " IDsat [InA] " . IDsaturation,
LPRINT " Esat [MV/cm] ". Esaturation,
LPRINT " BVDbreak [V] " . USING "##.#"; VDS,
END
'=============================================================================
SUB CalcPars
'=============================================================================
'Additional parameters:
COX = eox / TOX
LAMBDA = SQR(2 * esi * qe * NA) / COX
ALPHA = SQR(2 * esi / (qe * NA»
PHIF = vt * LOG(NA / nil
PHISO 2 * PHIF - VB
'[F/cmA2]
'[VA.5]
'[cm/VA.5]
, [V]
, [V]
oxide capacitance
body effect paramo
dep. widening factor
bulk fermi potential
surf. pot. at source
BETAO = Uo * COX * w / LO '[A/VA2] transconductance par.
VTH = VFB + 2 * PHIF + LAMBDA * FSC(VD) * SQR(PHISO) '[V] tho voltage
39
THETAS = COX / (2 * esi * ECRITN)
RHO = 1 / (qe * un * ND)
END SUB
, [l/V]
, [OHM-CM]
scattering parameter
res. of LDD region
'=============================================================================
FUNCTION COSH (X)
'=============================================================================
E = EXP(X)
COSH = (E + 1 / E) / 2
END FUNCTION
'=============================================================================
FUNCTION EofY (Y, Lsatp)
'=========~===================================================================
Xdp = ALPHA * SQR(PHIS(IB) + VDsat)
Xdd = ALPHA * SQR(PHIS(IB) + VD) + Xjd
1 = SQR(Xj * esi / COX)
k = (Xdd - Xdp) / (LsatP + LN)
L1 = LsatP + (Xdp - Xj) / k
PO = qe * NA * Xj / COX
PA = PO * (1 - (Xdp / Xj) * FSC(VD»
PD = PO * (1 + ND / NA)
PDD = PO * (1 + NDD / NA)
PM = PO * k * F * 1 / Xj
P2 = PM * (L1 - Lsatp) / 1
P3 = PM * L1 / 1
'Dep. region edge at the
'pinch-off point
'Dep. region edge at HDD
'[em] characteristic length
'-Slope of depletion width edge
'-[em] Y @ dep. width=Xj
, [V]
, [V]
, [V]
, [V]
'- [V]
,- [V]
'- [V]
'- changes with LsatP
'Calculate E(Y)
Y1 (Y + Lsatp) / 1
Y2 = (Y + L1) / 1
Y3 = Y / 1
Y4 = (Y - LN) / 1
FEofY = PA * SINH(Y1) + 1 * Esat * COSH(Yl)
IF Y2 >= 0 THEN
IF Xdp < Xj THEN '2 sub regions
FEofY FEofY + PM * (COSH(Y2) - 1)
ELSE
FEofY FEofY + PM * (COSH(Yl) - 1) + P2 * SINH(Y1)
END IF
END IF
IF Y3 >= 0 THEN
FEofY = FEofY - PM * (COSH(Y3) - 1) - PD * SINH(Y3)
END IF
IF Y4 >= 0 THEN FEofY = FEofY - (PDD - PD) * SINH(Y4)
EofY = FEofY / 1
END FUNCTION
'=============================================================================
SUB FindIDlin (X)
'Calculates the drain current in the linear region
'=============================================================================
'X=ID
IF VDS = 0 THEN X = 0: EXIT SUB
XL = 0: XH = IDsat
FL = FofID(XL): FH = FofID(XH)
IF FL * FH >= 0 THEN
PRINT "FindIDlin: ROOT MUST BE BRACKETED FOR BISECTION": EXIT SUB
END IF
IF FL < 0 THEN
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